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Abstract—This paper presents a self-consistent numerical 
model for calculating the charge profile and gate capacitance 
and therefore obtaining C-V characterization for a gate-all-
around graded nanowire MOSFET with a high mobility 
axially graded In0.75Ga0.25As + In0.53Ga0.47As channel 
incorporating strain and atomic layer deposited Al2O3/20nm 
Ti gate. C-V characteristics with introduction and variation of 
In-composition grading and also grading in doping 
concentration are explored. Finite element method has been 
used to solve Poisson’s equation and Schrödinger’s equation 
self-consistently considering wave function penetration and 
other quantum effects to calculate gate capacitance and charge 
profile for different gate biases. The device parameters are 
taken from a recently introduced experimental device.  
Keywords-Finite Element Method, Graded Nanowire,  Self-
consistent C-V modeling, Wave function Penetration. 
I.  INTRODUCTION 
III-V MOSFETs are replacing conventional Si 
MOSFETs to suppress short-channel effects (SCE). III-V 
FinFETs [1]-[2] and multi-gate quantum-well FETs [3] 
provide performance improvements of III-V FETs with deep 
submicron gate lengths. As predicted by International 
Technology Roadmap for Semiconductors [4], Silicon-On-
Insulator (SOI) and multiple gate devices like double gate 
FinFETs and gate-all-around (GAA) MOSFETs offer good 
electrostatic control required for gate lengths around 25 nm. 
GAA structure for Si- CMOS has been proven most resistant 
to SCE [5]-[7]. Recently, gate-all-around In0.53Ga0.47As 
MOSFET has been experimentally demonstrated [8] having 
the shortest channel length (Lch=50nm) to date. Graded 
Nanowire is a recent concept which is yet to be introduced in 
experimental devices. We propose an In-composition graded 
channel with improved interface where doping can also be 
graded in GAA structure. This paper presents numerical C-V 
characterization, charge profile of the device in [8] changing 
the channel to an axially graded nanowire In0.75Ga0.25As + 
In0.53Ga0.47As channel and then the comparison with the 
original device. QM C-V of the original device has been 
taken from our previous work [9]. The effects of change in 
grading and introduction of graded doping on C-V 
characteristics are also explored. 
II. DEVICE STRUCTURE 
The device modeled is an axially graded In0.75Ga0.25As + 
In0.53Ga0.47nanowire FET. It is a gate-all-around device 
comprising four gates connected together on all four sides 
of an oxide (Al2O3) - axially graded nanowire In0.75Ga0.25As 
+ In0.53Ga0.47structure having square-shaped cross-section. 
The channel material is axially graded In0.75Ga0.25As + 
In0.53Ga0.47As and 10 nm thick Al2O3 serves as the gate 
dielectric. The channel material adjacent to Al2O3 is 
In0.75Ga0.25As because, Al2O3- In0.75Ga0.25As interface 
exhibits less interface trap charge [10] due to the reduction 
of the density of the Ga3+ oxidation state with increasing In 
concentration, as the gallium concentration is concomitantly 
reduced leading to smaller number of defect states at the 
interface [11]. At the same time, percentage of donor-like 
traps increases in the Dit profile which is explained by the 
charge-neutrality-level model for III-VMOSFETs [12].  
In0.75Ga0.25As is 5nm wide on each side i.e. comprising 
10nm width and In0.53Ga0.47As is 20nm wide. The source 
and drain regions are formed with n+ In0.75Ga0.25As + 
In0.53Ga0.47As. The substrate is 30nm×30nm p+ InP. The 
doping for p- channel is Na=2 × 1016 cm-3. Ti is used as gate 
metal for adjusting flat-band with the device in [8] for better 
performance-comparison. 
 
 
Fig.1. Cross section of an inversion-mode GAA n-channel 10nm 
In0.75Ga0.25As (2x1016/cm3) + 20nm In0.75Ga0.25As (2x1016/cm3) MOSFET 
with ALD10nm AI2O3/20nm Ti gate. 
III. SIMULATOR DEVELOPMENT 
The developed self-consistent simulator involves 
numerical solution of two partial differential equations in a 
coupled manner, namely Poisson’s equation and 
Schrödinger’s equation along with numerical integration. 
Finite Element Method (FEM) is used to solve the PDE’s. 
COMSOL Multiphysics [13]is used as the PDE solver tool 
which is invoked from MATLAB [14] by using the 
scripting language of COMSOL. Poisson’s equation 
 
−∇.  (ε ∇V) = ߩ(1) 
 
At the external boundaries of the gates Dirichlet i.e. fixed 
voltage boundary condition is used. Neumann i.e. 
continuous electric flux boundary condition is used at all 
internal boundaries. 
Schrödinger’s equation as given by the effective mass 
approximation 
(- ℏమ
ଶ௠೏ೞ
∗ ∇
2 –qV(x, y) )ψj (x, y) = Ejψj (x, y)        (2) 
 
݉ௗ௦
∗ is the density of states effective mass and Ej and ψj are 
the minimum energy and corresponding wave function of 
the jth sub-band respectively. For Schrödinger’s equation, 
all boundaries are kept as open boundaries to allow wave 
function penetration. 
A. Self-consistent Modelling 
In case of self-consistent modeling considering wave 
function penetration and other quantum effects, Poisson’s 
equation is solved in 2-D self-consistently with 2-D 
Schrödinger’s equation [15]. 
In the oxide region, charge density (ρ) is zero. For 
channel region, charge density is obtained according to the 
following expression 
 
ρ(y, z) = q ∑  ௜ ∫  ஶா௜ D(E) f(E) |ψi (y,z)|2dE         (3) 
 
Where i is the number of sub-band, D(E) is 1-D density 
of states and f(E) is Fermi-Dirac distribution function with 
respect to source/drain Fermi level. Ei and ψi are Eigen 
energies and corresponding normalized wave functions 
obtained from 2-D Schrödinger’s equation. 
B. C-V Modelling 
For 2-D cross section, constant potential distribution 
along z-direction is assumed. Gate capacitance per unit 
channel length is 
CG = 
ௗொ಺೙ಸೌಲೞ
ௗ௏ಸ
                         (4) 
 
Where, QInGaAs is the charge deposited inside InGaAs which 
is obtained from 
 
QInGaAs = ∫ ∫ ߩ(ݔ, ݕ)݀ݕ ݀ݔ ௬ ௫                      (5) 
 
Furthermore, noise-free numerical derivatives were 
calculated following the algorithm by Savitzky and Golay 
[16]. 
C. Strain Calculation 
The effect of biaxial compressive strain on the channel 
layer is incorporated in our adapted model taking account of 
the shifting of conduction and valence band edges along 
with the change of effective masses. The strain splits the 
valence band at the zone center and shifts the spin-orbit 
band. The degenerated HH and LH bands split into higher 
HH and lower LH respectively. This shifting results in an 
increase in the effective band gap. The amount of shifting is 
calculated using the following formulas [17]: 
 
Ehh(0) = ܧ௩଴ −  ఌܲ  −  ܳఌ                       (6) 
 
Elh(0) = ܧ௩଴ −  ఌܲ + ଵଶ ቂܳఌ −  ∆଴ +  ඥ∆଴ଶ + 9ܳఌଶ + 2ܳఌ∆଴ቃ(7) 
 
ESO(0)= ܧ௩଴ −  ఌܲ + ଵଶ ቂܳఌ −  ∆଴ −  ඥ∆଴ଶ + 9ܳఌଶ + 2ܳఌ∆଴ቃ(8) 
 
Ec(0) = Ev(0) +Eg +ac( εxx +εyy+εzz )             (9) 
 
ఌܲ = −aୡ ( ε୶୶ +  ε୷୷ + ε୸୸)                  (10) 
 
ܳఌ =  − ௕ଶ ( ε୶୶ +  ε୷୷ − 2ε୸୸)                   (11) 
 
Here, εzz is the relative change of lattice period in the 
perpendicular direction and εxx and εyy are the relative 
change in lattice period in the in-plane direction 
respectively. ∆଴is the split-off energy. Factors ac and av are 
hydrostatic deformation potentials; while b is the shear 
deformation potential. Biaxial compressive strain causes the 
curvatures of the energy band structures and consequently 
effective masses to change. The hole effective masses of the 
channel and substrate are calculated using the well-known 
Luttinger parameters ߛଵ, ߛଶand ߛଷfor k=0 [17]. 
 
Table I. Hole Effective mass 
 Normal Mass, mz Transverse Mass, mt 
HH (mhh/m0) 1
ߛଵ − 2ߛଶ  1ߛଵ + ߛଶ  
LH (mlh/m0) 1
ߛଵ + 2ߛଶ ା݂ 1ߛଵ − ߛଶ ା݂ 
SO (mso/m0) 1
ߛଵ + 2ߛଶ݂ି  1ߛଵ − ߛଶ݂ି  
 
 
Here ±݂is the strain factor calculated from the strain 
parameter, s 
 
±݂ = ଶ௦ቂଵାଵ.ହቀ௦ିଵ±ඥଵାଶ௦ାଽ௦మቁቃା଺௦మ
଴.଻ହቀ௦ିଵ±ඥଵାଶ௦ାଽ௦మቁమା௦ିଵ±ඥଵାଶ௦ାଽ௦మିଷ௦మ      (12) 
 
s is the strain parameter,  s=ொಶ
∆బ
                   (13) 
 
IV. RESULTS AND DISCUSSIONS 
Fig. 2 shows the 1steigen energy variation with gate 
voltage to indicate the inversion point. Energy band 
diagram, Probability density of the carriers and charge 
concentration for both inversion and accumulation region 
are on Fig. 2-6. Charge profile and voltage drop in both 
oxide and channel region are on Fig. 7. Fig. 8 shows the 
QM C-V for the device and the later figures (Fig. 9-11) 
shows the variation in C-V characteristics with change in In 
composition, grading configuration and different graded 
doping configuration.  
 
 
Fig.2. Variation of 1st Eigen energy of electron, heavy-hole and light-hole 
with gate voltage. It shows that strong inversion starts when 1st Eigen state 
of electron crosses Fermi level. 
 
(a) 
 
(b) 
Fig.3. 1-D Conduction band profile and Eigen energy levels for (a)VG =1V 
(b) VG =-1.5V. Energy level splitting is shown in magnified versions. 
 
          (a)                              (b) 
Fig.4. |ψ|2 for1st Eigen energy for (a) electron& (b) heavy-hole for VG =1V 
 
          (a)                              (b) 
Fig.5. |ψ|2 for1st Eigen energy for (a) electron& (b) heavy-hole for 
 VG =-1.5V 
 
          (a)                              (b) 
Fig.6. 3-D plot of charge concentration profile for(a) VG =1V 
(b)VG =-1.5V 
 
          (a)  (b) 
Fig.7. (a) Quantum Q-V per unit channel length. (b)Voltage drop in oxide 
and semiconductor region showing similar shape as Q-V. A fitting 
parameter may be described to form Q-V from this curve. Voltage drop is 
less in semiconductor region than in oxide region. 
 
Fig.8. QM C-V.ATLAS simulation is included for comparison. As, 
me*<mh*, saturation capacitance is less in inversion region. 
 
(a) 
 
(b) 
Fig.9.(a) Q-V & (b) C-V comparison of graded nanowire with 
In0.53Ga0.47As and In0.75Ga0.25As channel GAAFET. Saturation capacitance 
is almost invariant with channel material. Threshold voltage is in between 
of In0.75Ga0.25As&In0.53Ga0.47As devices 
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Fig.10. (a) 1st Eigen energy (b) Q-V& (c) C-V variation with change in 
grading configuration i.e. the comparative width of the InGaAs layers. No 
change in saturation capacitance. Threshold voltage is shifted to the left 
with the increased comparative width of In0.75Ga0.25As layer. 
 
(a) 
 
(b) 
 
(c) 
 
Fig.11. (a) 1st Eigen energy (b) Q-V& (c) C-V variation with change in 
doping of inner In0.53Ga0.47As layer keeping the outer layer doping fixed. If 
the inner layer is lightly doped than the outer layer, saturation capacitance 
remains unchanged and threshold voltage becomes more negative. On the 
other hand, if the inner layer is heavily doped, saturation capacitance in the 
inversion region remains the same but that of accumulation region is 
decreased. Threshold voltage also becomes more positive. 
 
V. CONCLUSION 
This work presents a numerical model for self-consistent 
Quantum mechanical C-V characterization of axially graded 
In0.75Ga0.25As + In0.53Ga0.47Asnanowire MOSFET which is 
yet to be explored in experimental devices. The model is 
developed using finite element method for PDE solving and 
matched with ATLAS simulation results. C-V variations 
with change in grading and introduction of graded doping 
have been explored in detail. 
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